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Abstract—Japan Proton Accelerator Research Complex (J-
PARC) aims at a MW-class proton accelerator facility. One of
the promising solutions for increasing the beam power of the
Main Ring (MR) is converters of the main magnets with new
ones for this upgrade. We have a plan to replace and develop the
power converters of main magnets for this upgrade. According
to develop the new power converter. We have developed a new
control system for the new power converters. This control system
consists of four parts : the current measuring device, the feedback
control system, the gate pulse generator and the slow control
system. Considering a reproducibility in the mass-production and
the facilitation of the control algorithm, the digital control system
is adopted. We will report the design of this control system and
some test result with a new power converter for small quadrupole
magnets.
Index Terms—Accelerator power supplies, Digital integrated
circuits, Digital control, Synchrotrons
I. INTRODUCTION
J -PARC MR is a high intensity proton synchrotron forthe particle and nuclear physics. The proton beam is
accelerated from 3 GeV to 30 GeV in the MR and provided
to experimental facilities[1]. The intensity of the extraction
beam has reached 500 kW. However, We still need to increase
the beam intenisity to over a MW to maintain the international
competitiveness. One of the promising solutions for increasing
the beam power is to shorten the repetition period from
current rating 2.48 sec to 1.3 sec. For shorter repetition
period, the driving current of electromagnets must be ramped
faster with higher voltage power converters. Consequently, we
have planned to develop new power converters for the main
magnets, such as bending, quadrupole and sextupole magnets,
and replace the present power converters with the new ones.
We need the power converters shown in Table I. Several
identical power converters are also needed. For these require-
ments, we design new power converters which consist of our
developed power units. This power unit is a IGBT (Insulated
Gate Bipolar Transistors) half-bridge circuit at 1700 V and
525 A for the rated voltage and current, respectively. The
present design of new power converters for bending magnets
and small quadrupole magnets are shown in Figure 1. For
example, new power converter for the bending magnets have
two series of AC/DC converters and 6 series of choppers.
In addition, three AC/DC converters and three choppers are
connected in parallel. On the other hand, new power converter
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TABLE I
LIST OF CURRENT AND VOLTAGE RATED FOR NEW POWER CONVERTERS.
Flat Flat Output Voltage Number
Magnet Bottom Top at 1.3 sec of
family Current Current repetition power
[A] Flat [A] [kV] converters
Bending 190 1570 6.0 6
Large quadrupole 80 1000 7.0 4
Small quadrupole 70 1000 1.5 7
Sextupole 20 200 0.8 3
for the small quadrupole magnets consists of only two parallels
of AC/DC converters and choppers, which are not connected
in series. Both of the AC/DC converter and the chopper require
a control system which satisfies following requirements.
• Summarizing alarms and failure protection
• Real time feedback control of a power converter with
several monitors
• Generating gate pulses for switching devices in the power
units
• Managing sequence of power converter operation
• Monitoring status from host system via Ethernet
• Applicable to various configurations of the power con-
verters
We have developed the control system based on these
requirements.
II. HARDWARE DESIGN
The controller consists of four main parts: the current
measuring device, the feedback control system, the gate
pulse generator for the IGBT in the power units and the
slow control system, whose rules are summarizing alarms,
managing sequence and failure protection, as shown in
Figure 2. Analog components are included only in the current
measuring device while the other three parts are purely digital.
At the first stage of the analog processing, the DCCT
transforms the large output current into the small one at a
ratio. The 1 Ω burden resister, which is on our developed
24-bits analog-to-digital converter board, changes the current
signal to the voltage before the digitization. The details of
our analog-to-digital converter board are described in [2]. For
precise current regulation, these analog devices are electrically
isolated from the digital parts. These details are also described
in our previous report[2]. In additions, our precise current
regulation must be maintained for a long time because not
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Fig. 1. Schematics of the new power converters for bending magnets (top)
and small quadrupole magnets (bottom).
a few accelerators are required to be continuously operated
for several months. In such cases, the temperature-dependent
variation in the burden resistance and the gain drift of the
analog-to-digital converter must be taken into account. For
this purpose, we developed the thermostatic chamber, which
will be described in Section II-A.
Comparing the digitized output current with the reference,
the feedback system calculates the duty cycles of the IGBT
switches. The calculated duty cycles are converted to the IGBT
gate pulses using the gate pulse generator. For both digital
systems, we adopted the full FPGA-based design. In fact,
many accelerators utilize several types of electrode magnets
which require different power converters for their drivers in
term of their required current and voltage. Therefor, we must
introduce several power converters, where the number of IGBT
units connected in series or parallel are different. The FPGA-
based system enables us to flexibly adapt the controllers to
such different power converters. The details of these digital
hardware will be described in Section II-B.
A. Temperature Control of the analog-to-digital converter
The long-term stability of the current regulation is mainly
affected by the thermal dependence of the burden resister
and analog-to-digital conversion, whose thermal coefficients
are 2.5 ppm/◦C and 2.0 ppm/◦C should be controlled within
± 2.0-2.5 ◦C to achieve at the stability of measured cur-
rent less than 10 ppm. In addition, the temperature around
the peripheral ICs on the analog-to-digital converter board
should be also controlled to secure the stable output current
measurement. Our developed thermostatic chamber consists
of a thermally insulated chamber accommodating the analog-
to-digital converter board, a thermoelectric device resistance
thermometer (PT100) for measuring the temperature inside the
thermostat chamber. Since the energy dissipation of the burden
resister is the main source of heat, the Peltier module and
PT100 are located just below the burden resister.
In addition to the thermostatic chamber, we developed
a Peltier controller only with analog devices as shown in
Figure 4. This is because the large and fast components of
digital signals may adversely affect the current measurement
in the chamber. For the same reason, we adopted linear DC
regulators in stead of switching regulators. In the controller,
the Peltier module is driven by a power operational amplifier
(LM12) through a proportional-integral (PI) controller which
is designed with instrumentation amplifiers. The input of
the PI controller is the measured temperature deviation from
the reference which is obtained by the Wheatstone bridge.
The reference temperature is determined by the RREF . The
reference temperature can be adjust with the variable resister
(RV). We actually checked the performance of the chamber by
changing the environmental temperature from 30 to 40 ◦C. As
a result, the temperatures of the burden resister and internal
air were controlled within 2.0 and 2.5 ◦C, respectively.
B. Full FPGA-based Controller
Two digital boards, which are the pattern generator board
and the main control board in Figure 2, play main roles
of the feedback system. As we will describe in Section IV,
our power converter must regulate current with predetermined
pulse shapes, which are iteratively modified to precisely match
the particle acceleration. Therefore, the reference current and
voltage for the feedback system are neither constants nor
simple time-dependent functions but rather arbitrary patterns”.
The pattern generator board[3] provides the digital references
of the current and voltage to the main control board using
their 20 bit parallel interface. The updates of these reference
are performed at a frequency of 96 kHz in real time. For
instance, a pulse shape with one second period requires 96
kilo-words for one pattern. The reference patterns are stored
in double-data-rate3 synchronous dynamic RAM (DDR3).
The main control board performs real-time control to provide
the duty cycles using the digitized measured current, the
reference patterns and parameters such as feedback gains. The
control algorithm will be described in Section III. The main
part of this board is a breadboard on which a FPGA (Altera
Cyclone IV E), double-data-rate2 synchronous dynamic RAM
(DDR2) and serial FLASH-ROM are mounted. The firmware
for the AC/DC converters and choppers as described in Sec-
tion III is implemented in this FPGA. In addition, This main
control board has a lot of general IO ports connecting FPGA
breadboard to realize these specification as bellow.
• Communication to the touch panel (RS232C port): mod-
ifying parameters for control
• Connection of PLC directory (Photo-coupler contactor
IO) : Receiving and sending requests and status.
• Interface for the external digital boards (GPIO port) :
Deceiving and sending the reference data, the duty cycles
of gate pulses and status.
• Flexible extend bus : Connecting our developed daughter
boards for receiving and sending high frequency sig-
nals such as analog-to-digital converters and digital-to-
analog converters as shown in Figure 5. The digital
interfaces to all daughter boards are electrically isolated
3RS232C
Command,
parameters
breadboard FPGA
Digitized data
Duty cycles 
for gate pulse
DAC Monitor
Altera Cyclone IV 
(FPGA)Reference
clock
Altera Cyclone V SoC
(FPGA + ARM)
Isolater
Ethernet
Command, 
reference data
DDR3
Reference data
DDR2 EEPROM
parameters
Photo
coupler
master PLC
Command,
parameters
Host system
Fanout board
Altera Cyclone
(FPGA)
Reference
clock
Request, 
status,
alarms
P
W
M
 b
o
a
rd
A
lt
er
a
 C
y
cl
o
n
e 
II
I
(F
P
G
A
)
P
W
M
 b
o
a
rd
A
lt
er
a
 C
y
cl
o
n
e 
II
I
(F
P
G
A
)
P
W
M
 b
o
a
rd
A
lt
er
a
 C
y
cl
o
n
e 
II
I
(F
P
G
A
)
P
W
M
 b
o
a
rd
A
lt
er
a
 C
y
cl
o
n
e 
II
I
(F
P
G
A
)
Reference clock,
gate permission, 
duty cycles
USER bus
Gate pulses
for 
switching
devices
A/D
Reference
clock
distributer
Fast
interlock
Gate pulse generator
Main control boardPattern generator
board
Reference
clock
Reference
data
VME bus
p
ar
am
et
er
s
converterchopper
fi
lt
er V
DC
m
ag
n
et
s
Power converter
Slave 
PLC
alarms
Optical connection
Request, 
status
A/D
A/D
D
ig
it
iz
ed
d
at
a
V
M
E
 m
a
st
er
O
p
ti
ca
l
O
p
ti
ca
l
O
p
ti
ca
l
Optical
Optical
O
p
ti
ca
l
O
p
ti
ca
l
Fast
interlock
Thermostatic
chamber
VAC, IAC
Fig. 2. Overview of the controller.
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Fig. 4. Schematic view of the thermostatic chamber controller.
using databus isolators so that noise transferred between
different boards can be minimized.
The 16-bit duty cycles, which are provided by the control
Fig. 5. Picture of main control board.
boards, are transferred to the gate pulse generator. This has
been designed based on VME (VERSAmodule Eurocard).
The gate pulse generator, shown in Figure 6, consists of a
VME crate, a board for receiving duty cycles from control
board (Fanout board) and multiple Pulse Width Modulation
(PWM) boards which generate the gate pulses. These boards
are inserted into the VME crate and communicate with each
other through data buses on the backplane of the crate. There
are two type of data buses called VME bus and USER bus. The
parameters of these boards, such as period of triangular waves
used in the PWM boards, are modified via VME bus. The
4Fig. 6. Picture of gate pulse generator based on VME. The Fanout board is
left-side of VME crate and the others are PWM boards.
duty cycles are distributed to the PWM boards through the
Fanout board using USER bus. With modifying the number
of PWM boards, the number of gate signals depending on
the configuration of the power converter can be adjusted.
In addition, this gate generator module has emergency gate
closing function, called fast interlock system, by the direct
detection of fast interlock signals from the power circuit. This
fast interlock signal is a integrated signal of alarms such
as over-current and over-voltage, which require immediate
shutdowns of the power converter. This enables the controller
to turn off all IGBTs within 10 µs after such emergency events.
C. Slow control system
These alarms are also independently detected the digital
input modules of a commercially available programmable
logic controller (PLC, YOKOGAWA FA-M3 series). This PLC
is located in the cubicle and acts as a slave with an optical
link. The master PLC is integrated in the controller so that
the controller can inform users of the individual alarms. The
digital input modules of the slave also detects other alarms
which do not require a immediate shutdown such as over-
temperature alarms. These alarms are handled as software
alarm by the master PLC.
III. SOFTWARE DESIGN OF THE CONTROLLER
In this section, the control algorithms for the AC/DC
converter and chopper are separately described.
A. AC/DC Converter
1) Control of the DC Voltage and Power factor: The control
algorithm of the AC/DC Converter has been designed based
on the mathematical model reported in [4]. This requires
seven measurements, which are the DC voltage (VDC), three
phase AC voltages (vu, vv, vw) and currents (iu, iv, iw) shown
in Figure 7. Figure 8 shows the block diagram of the DC
DC
V
wvu
iii ,,
wvu
vvv ,,
Fig. 7. The measurements required by the controller for the AC/DC converter
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Fig. 8. The block diagram of the DC voltage control. In later figures, a PI
controller is referred as ”PI”.
voltage feedback. The proportional-integral (PI) operation on
the deviation of the DC voltage from its reference (VDC,ref )
is obtained as the reference of id (id,ref ). The id is the d
component of the AC input current. The measured id and iq
are obtained as(
id
iq
)
=√
2
3
(
sinφ sin(φ− 2pi3 ) sin(φ− 4pi3 )− cosφ − cos(φ− 2pi3 ) − cos(φ− 4pi3 )
)
×
 iuiv
iw
 (1)
, where iu, iv and iw are three-phase currents indicated in
Figure 7 and φ is the measured phase of the main grid obtained
in the way described in Section III-A2. The measured id and
iq are used for the power factor control as shown in Figure 9.
In this case, the reference of the iq indicated as iq,ref in the
figure is set to zero so that the power factor is controlled to
be unity. The obtained d− q voltages indicated as vd and vq
are converted into the three-phase voltages as vuvv
vw
 = √ 23
 sinφ − cosφsin(φ− 2pi3 ) − cos(φ− 2pi3 )
sin(φ− 4pi3 ) − cos(φ− 4pi3 )

×
(
vd
vq
)
. (2)
The vu, vv and vw in Equation 2 are normalized by the DC
voltage and used for the duties for the IGBT gate pulses
of the AC/DC converter. The f , LAC and Vrms mean the
grid frequency [Hz], the inductance [H] of the AC reactor
and the rms voltage [V] of the secondary winding of the
power transformer, respectively. A Z−1 in Figure 8 and 9
means a delay by one sample period. The sampling period for
the feedback control of the AC/DC converter is 1 µs unless
otherwise specified.
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2) Grid Synchronization: The control of the AC/DC con-
verter described in Section III-A1 involves measuring the
phase of the main grid indicated as φ in Equation 1 and
2. For this purpose, we have adopted the PLL (Phase Lock
Loop) technique reviewed in [5] and developed the Z-domain
(discrete-time) algorithm so that the PLL function can be
implemented in FPGA. Figure 10 shows the block diagram
of our developed Z-domain PLL. The sinφref and − cosφref
are obtained as(
sinφref
− cosφref
)
=
√
2
3
1
V1st,rms
(
1 − 12 − 12
0
√
3
2 −
√
3
2
)
×
 vuvv
vw
 (3)
, where the V1st,rms is the rms voltage of the main grid. Using
the measured phase φ, we can extract the deviation of the φ
from the reference φref as
∆φ = φref − φ ∼ sin(φref − φ)
= sinφref cosφ− cosφref sinφ. (4)
For the calculation of sine and cosine functions, the algorithm
called CORDIC[6] is adopted. Although CORDIC requires
only addition, subtraction, bitshift and table lookup, it in-
volves iterative calculations. Therefore, the sampling period
V
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Fig. 11. Diagram for chopper control.
is changed from 1 µs to 20 ns only for CORDIC so that
many iterations can be done within the sampling period of the
feedback (1 µs). In our operation, the number of iterations is
set to 11. The PI operator is applied on the ∆φ and the result
modulates the increment of the counter which corresponds to
the measured phase φ.
B. Chopper
The chopper control has been designed based on com-
bination of the output current feedback with the PI control
and the voltage feedforward, as shown in Figure 11. The
output current for the feedback (Iout) is obtained by averaging
two measured currents through two output terminals (IP,
IN) so that the common-mode component can be canceled.
The current deviation (∆I), which is the subtraction of the
current reference (Iref ) from Iout, is used as the input of the
PI controller. Adding the output of the PI controller to the
voltage feedforward reference (VLC) yields the input of the
choppers (Vchop) The VLC can be iteratively modified until
the measured current shape becomes same as its reference
pattern within the noise level. The details of this iterative
learning control is already reported in our previous work [2].
At the final stage of the controller, normalizing Vchop by the
measured DC voltage (VDC in Figure 8) gives the IGBT duty
cycle, which is used as the input of PWM.
The sampling frequency of the chopper control is 96 kHz
which is matched to the update rate of the reference patterns
(Iref , VLC). For this firmware, the control algorithm is imple-
mented base on 64-bit floating-point.
IV. EXPERIMENTAL RESULT
The developed control system is combined with a new
power converter for small quadrupole magnets and tested.
Figure 12 shows samples of output gate pulses for a half-
bridge AC/DC converter and a full-bridge converters with
simulated duty cycles. The test result of the half-bridge AC/DC
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Fig. 12. Gate pulses for half-bridge AC/DC converter (top) and full-bridge
chopper (bottom).
Fig. 13. Demonstration of fast interlock system
Fig. 14. Measured output current, voltage and current deviation with a pattern
operation
converter shows that the gate pulses are modulated by duty
cycles.
The demonstration of fast interlock system is shown in
Figure 13. We confirmed that the gate pulses of IGBTs are
turned off within 10 µs after a fast interlock signal is asserted.
Figure 14 shows the measured output current, voltage
and current deviation for the pattern operation which is a
representative current pattern of power converter in J-PARC
MR. The maximum and minimum current are set to 75 A
and 650 A. The ramping-up period corresponds the present
beam acceleration period in J-PARC MR operation.
These results show that new control system satisfies our
requirement. In addition, the small quadrupole power converter
combined with this control system is operating in present
accelerator operation at J-PARC MR. There are no fatal error
in past two years operation.
V. CONCLUSION
A new control system of new power converter for main
magnets in J-PARC MR was designed and has been success-
fully operated with new power converter for small quadrupole
magnets with a representative J-PARC MR operation. We are
ready to apply this control system to new power converters in
production. Now, Combined test with a new power converter
for the bending magnets is ongoing.
ACKNOWLEDGMENT
We would like to thank Mr. Ryu Sagawa, Universal engi-
neering, for this work.
REFERENCES
[1] T. Koseki et al., Beam commissioning and operation of the J-
PARC main ring synchrotron, Progress of Theoretical and Experimen-
tal Physics, vol. 2012, no. 1, p. 02B004, 2012. [Online]. Available:
http://dx.doi.org/10.1093/ptep/pts071
[2] Y. Kurimoto, Y. Morita, S. Nakamura, and T. Shimogawa, Precise current
control in accelerator magnets with a digital feedback system, IEEE
Transactions on nuclear science, vol. 61, no. 1, pp. 546-552, 2014.
[3] Y.Kurimoto and K.Nakamura, Developmentandapplicationsofamulti- pur-
pose digital controller with a system-on-chip fpga for accelerators,
Nuclear Instruments and Methods in Physics Research Section A: Accel-
erators, Spectrometers, Detectors and Associated Equipment, vol. 840,
no. 21, pp. 160-167, 2016.
[4] V. Blasko and V. Kaura, A new mathematical model and control of a
three-phase ac-dc voltage source converter, IEEE transactions on Power
Electronics, vol. 12, no. 1, pp. 116-123, 1997.
[5] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, Overview of
control and grid synchronization for distributed power generation systems,
IEEE Transactions on industrial electronics, vol. 53, no. 5, pp. 1398-1409,
2006.
[6] J. Volder, The cordic computing technique, in Papers presented at the
March 3-5, 1959, western joint computer conference. pp. 257-261.
